mirror of
https://github.com/aolofsson/oh.git
synced 2025-01-30 02:32:53 +08:00
Andreas Olofsson
8461277ab1
Complete redesign of configuration register file
-There is now only one clock domain crossing involved with the reg files/ All clock domain crossings use the same 104 bit wide async fifo! If it's broken we are screwed, if it works we are perfect! -Configuration can be done from host through txwr/txrd path of any register -The RX IO pins can only access the RX side of the design
=======
OH!
Open Hardware (Pure and Simple)
(work in progress...)
Languages
Verilog
81.1%
Tcl
10.7%
C
5.6%
Shell
0.8%
Python
0.6%
Other
1.2%