FPGA/oh
1
0
Fork 0
mirror of https://github.com/aolofsson/oh.git synced 2025-01-30 02:32:53 +08:00
Code Issues Projects Releases Wiki Activity
oh/src/common/hdl
History
Andreas Olofsson 94469ed5f4 Resetting shift register 
- Less red to look at...
2016-09-03 14:40:21 -04:00
..
cfg_generic.v
Reorg! Why?
2016-03-22 08:13:40 -04:00
oh_7seg_decode.v
Refactoring common library
2016-04-11 12:01:59 -04:00
oh_8b10b_decode.v
Initial Commit of 8b10b Encoder and Decoder
2016-03-25 16:04:26 -07:00
oh_8b10b_encode.v
Initial Commit of 8b10b Encoder and Decoder
2016-03-25 16:04:26 -07:00
oh_abs.v
Refactoring common library
2016-04-11 12:01:59 -04:00
oh_add.v
Refactoring common library
2016-04-11 12:01:59 -04:00
oh_arbiter.v
Refactoring common library
2016-04-11 12:01:59 -04:00
oh_bin2gray.v
Simplifyinf bin2gray interface
2016-04-13 20:46:02 -04:00
oh_bin2onehot.v
Vivado doesn't like localparam / clog2 combo
2016-04-14 21:46:14 +02:00
oh_bitreverse.v
Refactoring common library
2016-04-11 12:01:59 -04:00
oh_clockdiv.v
Changing latching responsibility in clock mux
2016-08-23 17:27:17 -04:00
oh_clockgate.v
Synthesis: parameter = `CFG_ASIC not accepted in module declaration
2016-08-17 15:06:01 +01:00
oh_clockmux.v
Merge pull request #96 from peteasa/AugFixes
2016-08-23 18:15:05 -04:00
oh_clockor.v
Removing one level on redirection on clockor
2016-09-02 00:39:32 -04:00
oh_counter.v
Refactoring common library
2016-04-11 12:01:59 -04:00
oh_crc32_8b.v
Reorg! Why?
2016-03-22 08:13:40 -04:00
oh_crc32_64b.v
Reorg! Why?
2016-03-22 08:13:40 -04:00
oh_crc.v
Refactoring common library
2016-04-11 12:01:59 -04:00
oh_csa32.v
Synthesis: parameter = `CFG_ASIC not accepted in module declaration
2016-08-17 15:06:01 +01:00
oh_csa42.v
Synthesis: parameter = `CFG_ASIC not accepted in module declaration
2016-08-17 15:06:01 +01:00
oh_csa62.v
Refactoring common library
2016-04-11 12:01:59 -04:00
oh_csa92.v
Refactoring common library
2016-04-11 12:01:59 -04:00
oh_datagate.v
Refactoring common library
2016-04-11 12:01:59 -04:00
oh_debouncer.v
Vivado doesn't like localparam / clog2 combo
2016-04-14 21:46:14 +02:00
oh_delay.v
Synthesis: parameter = `CFG_ASIC not accepted in module declaration
2016-08-17 15:06:01 +01:00
oh_dsync.v
Synthesis: parameter = `CFG_ASIC not accepted in module declaration
2016-08-17 15:06:01 +01:00
oh_edge2pulse.v
Refactoring common library
2016-04-11 12:01:59 -04:00
oh_edgealign.v
Refactoring common library
2016-04-11 12:01:59 -04:00
oh_edgedetect.v
Reorg! Why?
2016-03-22 08:13:40 -04:00
oh_fall2pulse.v
Refactoring common library
2016-04-11 12:01:59 -04:00
oh_fifo_async.v
Changing synchronizers to scalars
2016-06-19 17:08:46 -04:00
oh_fifo_cdc.v
Adding missing reset synchronization
2016-08-25 11:42:31 -04:00
oh_fifo_generic.v
Synthesis: parameter = `CFG_ASIC not accepted in module declaration
2016-08-17 15:06:01 +01:00
oh_fifo_sync.v
Fixing synthesis compilation warnings
2016-04-17 09:49:07 -04:00
oh_gray2bin.v
Simplifyinf bin2gray interface
2016-04-13 20:46:02 -04:00
oh_iddr.v
MIO interface changes cleanup
2016-08-25 15:43:55 -04:00
oh_lat0.v
Synthesis: parameter = `CFG_ASIC not accepted in module declaration
2016-08-17 15:06:01 +01:00
oh_lat1.v
Synthesis: parameter = `CFG_ASIC not accepted in module declaration
2016-08-17 15:06:01 +01:00
oh_memory_dp.v
Synthesis: parameter = `CFG_ASIC not accepted in module declaration
2016-08-17 15:06:01 +01:00
oh_memory_ram.v
Fixing more synthesis warnings
2016-04-17 10:37:08 -04:00
oh_memory_sp.v
Synthesis: parameter = `CFG_ASIC not accepted in module declaration
2016-08-17 15:06:01 +01:00
oh_mux2.v
Refactoring common library
2016-04-11 12:01:59 -04:00
oh_mux3.v
Refactoring common library
2016-04-11 12:01:59 -04:00
oh_mux4.v
Refactoring common library
2016-04-11 12:01:59 -04:00
oh_mux5.v
Refactoring common library
2016-04-11 12:01:59 -04:00
oh_mux6.v
Refactoring common library
2016-04-11 12:01:59 -04:00
oh_mux7.v
Refactoring common library
2016-04-11 12:01:59 -04:00
oh_mux8.v
Refactoring common library
2016-04-11 12:01:59 -04:00
oh_mux9.v
Refactoring common library
2016-04-11 12:01:59 -04:00
oh_mux12.v
Refactoring common library
2016-04-11 12:01:59 -04:00
oh_mux.v
Refactoring common library
2016-04-11 12:01:59 -04:00
oh_oddr.v
Refactoring common library
2016-04-11 12:01:59 -04:00
oh_par2ser.v
Resetting shift register
2016-09-03 14:40:21 -04:00
oh_parity.v
Refactoring common library
2016-04-11 12:01:59 -04:00
oh_pll.v
Refactoring common library
2016-04-11 12:01:59 -04:00
oh_pulse2pulse.v
Synthesis cleanup
2016-07-24 05:11:47 -04:00
oh_pwr_buf.v
Refactoring common library
2016-04-11 12:01:59 -04:00
oh_pwr_gate.v
Synthesis: parameter = `CFG_ASIC not accepted in module declaration
2016-08-17 15:06:01 +01:00
oh_pwr_isohi.v
Synthesis: parameter = `CFG_ASIC not accepted in module declaration
2016-08-17 15:06:01 +01:00
oh_pwr_isolo.v
Synthesis: parameter = `CFG_ASIC not accepted in module declaration
2016-08-17 15:06:01 +01:00
oh_reg0.v
Synthesis: parameter = `CFG_ASIC not accepted in module declaration
2016-08-17 15:06:01 +01:00
oh_reg1.v
Synthesis: parameter = `CFG_ASIC not accepted in module declaration
2016-08-17 15:06:01 +01:00
oh_rise2pulse.v
Refactoring common library
2016-04-11 12:01:59 -04:00
oh_rsync.v
Synthesis: parameter = `CFG_ASIC not accepted in module declaration
2016-08-17 15:06:01 +01:00
oh_ser2par.v
Changing synchronizers to scalars
2016-06-19 17:08:46 -04:00
oh_shifter.v
Refactoring common library
2016-04-11 12:01:59 -04:00
oh_standby.v
Adding reset to wakeup pipeline
2016-09-01 19:32:48 -04:00
oh_stretcher.v
Refactoring common library
2016-04-11 12:01:59 -04:00
oh_tristate.v
common: Add oh_tristate module
2016-04-29 18:01:20 +02:00