1
0
mirror of https://github.com/aolofsson/oh.git synced 2025-01-17 20:02:53 +08:00
oh/parallella/fpga/parallella_base/system_params.tcl
Andreas Olofsson 63bf5d25a4 Moving to active low reset
- Because this is the right thing to do for chips
- Not going to tell you why...
2015-11-06 16:51:57 -05:00

29 lines
617 B
Tcl

# NOTE: See UG1118 for more information
#########################################
# VARIABLES
#########################################
set design parallella_base
set projdir ./
set root "../../.."
set partname "xc7z020clg400-1"
set hdl_files [list \
$root/common/hdl \
$root/memory/hdl \
$root/emesh/hdl \
$root/emmu/hdl \
$root/emailbox/hdl \
$root/edma/hdl \
$root/elink/hdl \
$root/parallella/hdl \
$root/parallella/hdl/parallella_base.v \
]
set ip_files [list \
$root/memory/fpga/fifo_async_104x32.xci \
]
set constraints_files []