Andreas Olofsson 21686d31cc Reorg for xilinx projects ...

-making more modular
-still need to clean up duplucate files

2015-08-08 12:29:00 -04:00

..

axi_elink

Reorg for xilinx projects

2015-08-08 12:29:00 -04:00

elink_clocks.xdc

Reorg for xilinx projects

2015-08-08 12:29:00 -04:00

elink_pins.xdc

Reorg for xilinx projects

2015-08-08 12:29:00 -04:00

elink_timing.xdc

Reorg for xilinx projects

2015-08-08 12:29:00 -04:00

package_axi_elink.tcl

Reorg for xilinx projects

2015-08-08 12:29:00 -04:00

package_elink.tcl

Reorg for xilinx projects

2015-08-08 12:29:00 -04:00

read_constraints.tcl

Reorg for xilinx projects

2015-08-08 12:29:00 -04:00

read_ip.tcl

Reorg for xilinx projects

2015-08-08 12:29:00 -04:00

read_verilog.tcl

Reorg for xilinx projects

2015-08-08 12:29:00 -04:00

run.tcl

Reorg for xilinx projects

2015-08-08 12:29:00 -04:00