mirror of
https://github.com/aolofsson/oh.git
synced 2025-02-07 06:44:09 +08:00
2 lines
197 B
Markdown
2 lines
197 B
Markdown
This folder contains basic Xilinx verilog primitives
|
|
All primitives should be written in "synthesizable" code that can be simulated in Verilator and which should work correctly when synthesized. |