mirror of
https://github.com/aolofsson/oh.git
synced 2025-01-30 02:32:53 +08:00
22 lines
260 B
Verilog
22 lines
260 B
Verilog
module OBUFDS (/*AUTOARG*/
|
|
// Outputs
|
|
O, OB,
|
|
// Inputs
|
|
I
|
|
);
|
|
|
|
parameter DIFF_TERM=0;
|
|
parameter IOSTANDARD=0;
|
|
parameter SLEW=0;
|
|
|
|
input I;
|
|
output O;
|
|
output OB;
|
|
|
|
assign O = I;
|
|
assign OB = ~I;
|
|
|
|
|
|
endmodule // OBUFDS
|
|
|