mirror of
https://github.com/aolofsson/oh.git
synced 2025-01-30 02:32:53 +08:00
b2846c5312
-Pipeline looks good, now need to test clk1>>clk2 and clk2>clk1 -Still not completely happy with reset (using async for now)
This folder contains basic Xilinx verilog primitives
All primitives should be written in "synthesizable" code that can be simulated in Verilator and which should work correctly when synthesized.