mirror of
https://github.com/aolofsson/oh.git
synced 2025-01-17 20:02:53 +08:00
381ba09617
-Need to separate between open FPGA design and closed ASIC design. -NDAs means it's imposssible for us to disclose even the interfaces of the cells inside without taking the risk of violating the terms of the NDA. -For this reason, we come up with generic and clean asic library interfaces that need to be implemented in each library/technology