mirror of
https://github.com/aolofsson/oh.git
synced 2025-01-17 20:02:53 +08:00
381ba09617
-Need to separate between open FPGA design and closed ASIC design. -NDAs means it's imposssible for us to disclose even the interfaces of the cells inside without taking the risk of violating the terms of the NDA. -For this reason, we come up with generic and clean asic library interfaces that need to be implemented in each library/technology
32 lines
689 B
Bash
Executable File
32 lines
689 B
Bash
Executable File
#!/bin/bash
|
|
|
|
############################################################################
|
|
# Icarus Verilog build script for OH!
|
|
#
|
|
# Requires $OH_HOME variable to be set
|
|
#
|
|
# Example: ./scripts/build.sh elink/hdl/dut_elink.v
|
|
#
|
|
############################################################################
|
|
|
|
DUT=$1
|
|
|
|
##############################
|
|
#Create directory of all links
|
|
##############################
|
|
$OH_HOME/scripts/link.sh
|
|
|
|
##############################
|
|
#Build
|
|
###############################
|
|
iverilog -g2005\
|
|
-DTARGET_SIM=1\
|
|
-DCFG_ASIC=0\
|
|
$DUT\
|
|
$OH_HOME/symlinks/dv/dv_top.v\
|
|
-y .\
|
|
-y $OH_HOME/symlinks/hdl\
|
|
-y $OH_HOME/symlinks/dv\
|
|
-I $OH_HOME/symlinks/hdl\
|
|
-o dut.bin\
|