mirror of
https://github.com/aolofsson/oh.git
synced 2025-01-17 20:02:53 +08:00
ba32323306
-moving to "real" Xilinx PLL instantiation -one PLL for CCLK one for LCLK -removing clock dividers, can't work at speed, put inside model -configuration needs to be done differently -removing pll_bypass signal, can't work with logic -clocks should be done with hard macro primitives (no logic)
6 lines
163 B
Verilog
6 lines
163 B
Verilog
//These constants are mutually exclusive
|
|
`define CFG_AW 32
|
|
`define CFG_DW 32
|
|
`define CFG_LW 8
|
|
`define CFG_NW 13 /*Number of bytes in the transmission*/
|