mirror of
https://github.com/aolofsson/oh.git
synced 2025-01-17 20:02:53 +08:00
c1beed9a13
- The burst signal needs to be pipelined like everything else (0th order..) - Don't look at write signal when pushing back wait...WILL GO BACK AND REVISIT THIS ONE LATER. - Yeah, burst write test now passes!!!!
=======
OH!
An Open Hardware Library for Chip and FPGA designers written in Verilog
CONTENT
| Spec | Description |
|---|---|
| common | Common utility modules and scripts |
| edma | DMA module |
| emesh | Epiphany emesh related circuits |
| elink | Epiphany point to point LVDS link |
| emailbox | Simple mailbox with interrupt output |
| emmu | Simple memory transaction translation unit |
| memory | Various simple memory structures (RAM/FIFO) |
| xilibs | Simulation modules for Xilinx primitives |
LICENSE
The OH! repository source code is licensed under the MIT license unless otherwise specified. See LICENSE for full copyright terms.
CONTRIBUTING
Instructions for contributing can be found HERE.