1
0
mirror of https://github.com/aolofsson/oh.git synced 2025-01-30 02:32:53 +08:00
oh/xilibs/dv/BUFG.v
2020-01-28 18:12:57 -05:00

13 lines
136 B
Verilog

module BUFG (/*AUTOARG*/
// Outputs
O,
// Inputs
I
);
input I;
output O;
assign O = I;
endmodule // IBUFDS