mirror of
https://github.com/aolofsson/oh.git
synced 2025-01-17 20:02:53 +08:00
fd7aff5dd8
- Don't fight the tools - No way to remove these warnings and I don't want to have to tell everyone to include maging "don't output this kind of warning flags" that are global to a project...that's just bad practice. - Didn't take many minutes to remove these warnings and now synthesis runs through with 0 warnings ... much cleaner.. inspires more confidence
76 lines
1.8 KiB
Verilog
76 lines
1.8 KiB
Verilog
/*
|
|
* ---- 32-BIT ADDRESS ----
|
|
* [1] write bit
|
|
* [2:1] datamode
|
|
* [6:3] ctrlmode
|
|
* [7] RESERVED
|
|
* [39:8] f0 = dstaddr(lo)
|
|
* [71:40] f1 = data (lo)
|
|
* [103:72] f2 = srcaddr(lo) / data (hi)
|
|
*
|
|
* ---- 64-BIT ADDRESS ----
|
|
* [0] write bit
|
|
* [2:1] datamode
|
|
* [7:3] ctrlmode
|
|
* [39:8] f0 = dstaddr(lo)
|
|
* [71:40] f1 = D0
|
|
* [103:72] f2 = D1 | srcaddr(lo)
|
|
* [135:104] f3 = D2 | srcaddr(hi)
|
|
* [167:136] f4 = D3 | dstaddr(hi)
|
|
*
|
|
*/
|
|
module packet2emesh(/*AUTOARG*/
|
|
// Outputs
|
|
write_in, datamode_in, ctrlmode_in, dstaddr_in, srcaddr_in,
|
|
data_in,
|
|
// Inputs
|
|
packet_in
|
|
);
|
|
|
|
parameter AW = 32;
|
|
parameter PW = (2*AW+40);
|
|
|
|
//Input packet
|
|
input [PW-1:0] packet_in;
|
|
|
|
//Emesh signal bundle
|
|
output write_in;
|
|
output [1:0] datamode_in;
|
|
output [4:0] ctrlmode_in;
|
|
output [AW-1:0] dstaddr_in;
|
|
output [AW-1:0] srcaddr_in;
|
|
output [AW-1:0] data_in;
|
|
|
|
generate
|
|
if(AW==32)
|
|
begin : packet32
|
|
assign write_in = packet_in[0];
|
|
assign datamode_in[1:0] = packet_in[2:1];
|
|
assign ctrlmode_in[4:0] = {1'b0,packet_in[6:3]};
|
|
assign dstaddr_in[31:0] = packet_in[39:8];
|
|
assign srcaddr_in[31:0] = packet_in[103:72];
|
|
assign data_in[31:0] = packet_in[71:40];
|
|
end
|
|
else if(AW==64)
|
|
begin : packet64
|
|
assign write_in = packet_in[0];
|
|
assign datamode_in[1:0] = packet_in[2:1];
|
|
assign ctrlmode_in[4:0] = packet_in[7:3];
|
|
assign dstaddr_in[63:0] = {packet_in[167:135],packet_in[39:8]};
|
|
assign srcaddr_in[63:0] = packet_in[135:72];
|
|
assign data_in[63:0] = packet_in[103:40];
|
|
end
|
|
else
|
|
begin : unknown
|
|
`ifdef TARGET_SIM
|
|
initial
|
|
$display ("packet width=%ds not supported", PW);
|
|
`endif
|
|
end
|
|
endgenerate
|
|
|
|
endmodule // packet2emesh
|
|
|
|
|
|
|