mirror of
https://github.com/aolofsson/oh.git
synced 2025-01-17 20:02:53 +08:00
19fa611bb9
- adding more chip code - pushing memory stuff into common - making common "oh_" naming class -
40 lines
741 B
Verilog
40 lines
741 B
Verilog
module oh_mux6(/*AUTOARG*/
|
|
// Outputs
|
|
out,
|
|
// Inputs
|
|
in0, in1, in2, in3, in4, in5, sel0, sel1, sel2, sel3, sel4, sel5
|
|
);
|
|
|
|
parameter DW=99;
|
|
|
|
|
|
//data inputs
|
|
input [DW-1:0] in0;
|
|
input [DW-1:0] in1;
|
|
input [DW-1:0] in2;
|
|
input [DW-1:0] in3;
|
|
input [DW-1:0] in4;
|
|
input [DW-1:0] in5;
|
|
|
|
//select inputs
|
|
input sel0;
|
|
input sel1;
|
|
input sel2;
|
|
input sel3;
|
|
input sel4;
|
|
input sel5;
|
|
|
|
output [DW-1:0] out;
|
|
|
|
|
|
assign out[DW-1:0] = ({(DW){sel0}} & in0[DW-1:0] |
|
|
{(DW){sel1}} & in1[DW-1:0] |
|
|
{(DW){sel2}} & in2[DW-1:0] |
|
|
{(DW){sel3}} & in3[DW-1:0] |
|
|
{(DW){sel4}} & in4[DW-1:0] |
|
|
{(DW){sel5}} & in5[DW-1:0]);
|
|
|
|
|
|
endmodule // oh_mux6
|
|
|