mirror of
https://github.com/aolofsson/oh.git
synced 2025-02-07 06:44:09 +08:00
19 lines
217 B
Verilog
19 lines
217 B
Verilog
|
|
module IBUFDS (/*AUTOARG*/
|
|
// Outputs
|
|
O,
|
|
// Inputs
|
|
I, IB
|
|
);
|
|
|
|
parameter DIFF_TERM=0;
|
|
parameter IOSTANDARD=0;
|
|
|
|
input I;
|
|
input IB;
|
|
output O;
|
|
|
|
assign O = I & ~IB;
|
|
|
|
endmodule // IBUFDS
|