FPGA/oh
1
0
Fork 0
mirror of https://github.com/aolofsson/oh.git synced 2025-02-07 06:44:09 +08:00
Code Issues Projects Releases Wiki Activity
oh/memory/dv
History
Andreas Olofsson bf614a9873 Cleaning up fifo interface 
- removing redundant signals
- configuring to put synchronizer inside fifo
- one reset only (not two)
2015-11-09 13:20:46 -05:00
..
fifo_async_model.v
Cleaning up fifo interface
2015-11-09 13:20:46 -05:00