1
0
mirror of https://github.com/aolofsson/oh.git synced 2025-01-17 20:02:53 +08:00
oh/asiclib/hdl/asic_tielo.v
aolofsson 9e41b55f22 Adding default property to all cells
-Can be used to select between different cells (like sizes) that have the exact same logical function
2021-07-27 22:55:45 -04:00

14 lines
502 B
Verilog

//#############################################################################
//# Function: Tie Low Cell #
//# Copyright: OH Project Authors. ALl rights Reserved. #
//# License: MIT (see LICENSE file in OH repository) #
//#############################################################################
module asic_tielo #(parameter PROP = "DEFAULT") (
output z
);
assign z = 1'b0;
endmodule