mirror of
https://github.com/aolofsson/oh.git
synced 2025-01-30 02:32:53 +08:00
9e41b55f22
-Can be used to select between different cells (like sizes) that have the exact same logical function
38 lines
963 B
Verilog
38 lines
963 B
Verilog
//#############################################################################
|
|
//# Function: 8:1 one hot mux #
|
|
//#############################################################################
|
|
//# Author: Andreas Olofsson #
|
|
//# License: MIT (see LICENSE file in OH! repository) #
|
|
//#############################################################################
|
|
|
|
module asic_dmux8 #(parameter PROP = "DEFAULT") (
|
|
input sel7,
|
|
input sel6,
|
|
input sel5,
|
|
input sel4,
|
|
input sel3,
|
|
input sel2,
|
|
input sel1,
|
|
input sel0,
|
|
input in7,
|
|
input in6,
|
|
input in5,
|
|
input in4,
|
|
input in3,
|
|
input in2,
|
|
input in1,
|
|
input in0,
|
|
output out
|
|
);
|
|
|
|
assign out = sel0 & in0 |
|
|
sel1 & in1 |
|
|
sel2 & in2 |
|
|
sel3 & in3 |
|
|
sel4 & in4 |
|
|
sel5 & in5 |
|
|
sel6 & in6 |
|
|
sel7 & in7;
|
|
|
|
endmodule
|