mirror of
https://github.com/aolofsson/oh.git
synced 2025-02-07 06:44:09 +08:00
-Can be used to select between different cells (like sizes) that have the exact same logical function
17 lines
499 B
Verilog
17 lines
499 B
Verilog
//#############################################################################
|
|
//# Function: Or-And (oa21) Gate #
|
|
//# Copyright: asic
|
|
//# License: MIT (see LICENSE file in OH repository) #
|
|
//#############################################################################
|
|
|
|
module asic_oa21 #(parameter PROP = "DEFAULT") (
|
|
input a0,
|
|
input a1,
|
|
input b0,
|
|
output z
|
|
);
|
|
|
|
assign z = (a0 | a1) & b0;
|
|
|
|
endmodule
|