FPGA/oh
1
0
Fork 0
mirror of https://github.com/aolofsson/oh.git synced 2025-01-30 02:32:53 +08:00
Code Issues Projects Releases Wiki Activity
oh/common/dv/cfg_random.v
Andreas Olofsson bb4a602f7f New "dut files" 
- new clocks (clk1 and 2)
- simpler names
- fifo dut
2016-02-24 14:19:57 -05:00

3 lines
50 B
Verilog
Raw Blame History

`define CFG_RANDOM 1
`define CFG_TARGET "GENERIC"
Reference in New Issue View Git Blame Copy Permalink