mirror of
https://github.com/aolofsson/oh.git
synced 2025-01-17 20:02:53 +08:00
Andreas Olofsson
f141a0e320
Clock cleanup
-Adding enable signal to clock out. Definitely right decision to keep separate bit from the divider field. -Fixed settings for to fit new register field -XILINX version is still broken!!
##DIRECTORY STRUCTURE
- elink: Top level elink block
- axi: Master and slave interface for elink
- common: Various reusable blocks
- eclock: Drives all clocks for elink and epiphany
- ecfg: Configuration register file for the elink
- gpio: GPIO block
- i2c: I2C wrapper
- etx: The elink transmitter logic
- erx: The elink receiver logic
- memory: Memory wrappers
- emmu: Memory management unit
- embox: Mailbox with interrupts
##DIRECTORY CONTENT Each block should be considered a reusabel entitity and include hdl source code as well as a basic test environment.
Languages
Verilog
81.1%
Tcl
10.7%
C
5.6%
Shell
0.8%
Python
0.6%
Other
1.2%