2 lines
177 B
Plaintext
2 lines
177 B
Plaintext
|
Warning (10268): Verilog HDL information at dpwm.v(40): always construct contains both blocking and non-blocking assignments File: F:/Code/FPGA/reserve/dpwm/rtl/dpwm.v Line: 40
|