59 lines
2.5 KiB
Plaintext
59 lines
2.5 KiB
Plaintext
--lpm_mult CBX_DECLARE_ALL_CONNECTED_PORTS="OFF" DEVICE_FAMILY="Cyclone IV E" DSP_BLOCK_BALANCING="Auto" INPUT_A_IS_CONSTANT="NO" INPUT_B_IS_CONSTANT="NO" LPM_REPRESENTATION="UNSIGNED" LPM_WIDTHA=12 LPM_WIDTHB=8 LPM_WIDTHP=20 LPM_WIDTHS=1 MAXIMIZE_SPEED=5 dataa datab result CARRY_CHAIN="MANUAL" CARRY_CHAIN_LENGTH=48
|
|
--VERSION_BEGIN 18.1 cbx_cycloneii 2018:09:12:13:04:24:SJ cbx_lpm_add_sub 2018:09:12:13:04:24:SJ cbx_lpm_mult 2018:09:12:13:04:24:SJ cbx_mgl 2018:09:12:13:10:36:SJ cbx_nadder 2018:09:12:13:04:24:SJ cbx_padd 2018:09:12:13:04:24:SJ cbx_stratix 2018:09:12:13:04:24:SJ cbx_stratixii 2018:09:12:13:04:24:SJ cbx_util_mgl 2018:09:12:13:04:24:SJ VERSION_END
|
|
|
|
|
|
-- Copyright (C) 2018 Intel Corporation. All rights reserved.
|
|
-- Your use of Intel Corporation's design tools, logic functions
|
|
-- and other software and tools, and its AMPP partner logic
|
|
-- functions, and any output files from any of the foregoing
|
|
-- (including device programming or simulation files), and any
|
|
-- associated documentation or information are expressly subject
|
|
-- to the terms and conditions of the Intel Program License
|
|
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
|
|
-- the Intel FPGA IP License Agreement, or other applicable license
|
|
-- agreement, including, without limitation, that your use is for
|
|
-- the sole purpose of programming logic devices manufactured by
|
|
-- Intel and sold by Intel or its authorized distributors. Please
|
|
-- refer to the applicable agreement for further details.
|
|
|
|
|
|
FUNCTION cycloneive_mac_mult (aclr, clk, dataa[dataa_width-1..0], datab[datab_width-1..0], ena, signa, signb)
|
|
WITH ( dataa_clock, dataa_width, datab_clock, datab_width, signa_clock, signb_clock)
|
|
RETURNS ( dataout[dataa_width+datab_width-1..0]);
|
|
FUNCTION cycloneive_mac_out (aclr, clk, dataa[dataa_width-1..0], ena)
|
|
WITH ( dataa_width = 0, output_clock)
|
|
RETURNS ( dataout[dataa_width-1..0]);
|
|
|
|
--synthesis_resources = dsp_9bit 2
|
|
SUBDESIGN mult_gbt
|
|
(
|
|
dataa[11..0] : input;
|
|
datab[7..0] : input;
|
|
result[19..0] : output;
|
|
)
|
|
VARIABLE
|
|
mac_mult1 : cycloneive_mac_mult
|
|
WITH (
|
|
dataa_clock = "none",
|
|
dataa_width = 12,
|
|
datab_clock = "none",
|
|
datab_width = 8,
|
|
signa_clock = "none",
|
|
signb_clock = "none"
|
|
);
|
|
mac_out2 : cycloneive_mac_out
|
|
WITH (
|
|
dataa_width = 20,
|
|
output_clock = "none"
|
|
);
|
|
|
|
BEGIN
|
|
mac_mult1.dataa[] = ( dataa[]);
|
|
mac_mult1.datab[] = ( datab[]);
|
|
mac_mult1.signa = B"0";
|
|
mac_mult1.signb = B"0";
|
|
mac_out2.dataa[] = mac_mult1.dataout[];
|
|
result[19..0] = mac_out2.dataout[19..0];
|
|
END;
|
|
--VALID FILE
|