FPGA/riffa
1
0
Fork 0
mirror of https://github.com/KastnerRG/riffa.git synced 2024-12-24 22:58:54 +08:00
Code Issues Projects Releases Wiki Activity

Fixed a bug in the TX Multiplexer, write notification logic. The write

Browse Source 
notification buffer was too small.
This commit is contained in:
Dustin Richmond 2016-02-22 13:32:59 -08:00
parent 255fb848cb
commit 62137cabad
1 changed files with 4 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
fpga/riffa_hdl/tx_multiplexer.v
View File

@ -106,7 +106,7 @@ module tx_multiplexer
reg rAckRdEn; // Fifo read enable (TXR_SENT)
always @(*) begin
_rAckWrEn = (WR_ACK != 0);
_rAckWrEn = (WR_ACK != 0) | (RD_ACK != 0);
end
always @(posedge CLK) begin
@ -116,8 +116,8 @@ module tx_multiplexer
always @(posedge CLK) begin
rAckRdEn <= TXR_SENT;
if(rAckRdEn) begin
rAckRdData <= wAckRdData & {C_NUM_CHNL{wAckValid}};
if(rAckRdEn & wAckValid) begin
rAckRdData <= wAckRdData;//
end else begin
rAckRdData <= 0;
end
@ -128,7 +128,7 @@ module tx_multiplexer
fifo
#(// Parameters
.C_WIDTH (C_NUM_CHNL),
.C_DEPTH (C_DEPTH_PACKETS*3), // This is an extremely conservative estimate...
.C_DEPTH (C_DEPTH_PACKETS*8), // This is an extremely conservative estimate...
.C_DELAY (0)
/*AUTOINSTPARAM*/)
req_ack_fifo