FPGA/riffa
1
0
Fork 0
mirror of https://github.com/KastnerRG/riffa.git synced 2025-01-30 23:02:54 +08:00
Code Issues Projects Releases Wiki Activity
47 Commits 4 Branches 0 Tags
Commit Graph

4 Commits

Author SHA1 Message Date
Dustin Richmond
c9a68ddd7a Updating ML605 files 2015-09-01 08:48:41 -07:00
Dustin Richmond
c420b76c16 Finishing reset logic and testing/implementing across a wide swath of boards. 
Changes are mostly in the RX logic, where RST_IN was still used, though some new
logic (reset_extender) was added to riffa.v. Updated projects for: VC709, VC707,
ZC706 (partial), NetFPGA, ADM-7V3, ML605 (Still not working), AC701 (Untested)
and KC705 (Untested)
 2015-08-12 16:16:27 -07:00
Dustin Richmond
f836029e8d Adding a few changes the the ML605 project. 
Forgot to specify development board in the ip block, also commented out a ucf
file line.
 2015-08-11 15:34:35 -07:00
Dustin Richmond
e13b825fa1 Adding VERY PRELIMINARY ML605 development board files. 2015-07-31 15:29:00 -07:00