FPGA/riffa
1
0
Fork 0
mirror of https://github.com/KastnerRG/riffa.git synced 2025-01-30 23:02:54 +08:00
Code Issues Projects Releases Wiki Activity
12 Commits 4 Branches 0 Tags
Commit Graph

3 Commits

Author SHA1 Message Date
Dustin Richmond
5ee3747243 Replaced RST_IN with RST_BUS and RST_LOGIC and addded DONE_RST in top level engine layer files. 
Still need to propagate the changes and hook the resets up in the formatters,
multiplexers, etc. RST_BUS will be the equivalent of a PCIe PERST Pin reset, a
general inelegant reset where formatting is disregarded. RST_LOGIC is a reset
caused by application or higher level logic, where formatting needs to be
considered so that the bus does not lock up. DONE_RST will signal that the
engine layer has finished resetting, and is ready to transmit data.
 2015-07-16 12:07:04 -07:00
Dustin Richmond
d5f3ba7309 Added a parameter C_VALUE to shiftreg.v and changed all declarations. 
The C_VALUE parameter sets the reset value of each bit in the shift
register. All bits will get the same value, individual setting of reset values
is not implemented.
 2015-07-15 17:26:00 -07:00
Dustin Richmond
98b09aa12a Initial commit of RIFFA development repository (RIFFA 2.2) 2015-05-04 14:50:57 -07:00