Dustin Richmond
|
744953c2ad
|
Adding resetter.v, a new module that controls the reset logic in riffa.v.
This logic will allow us to reset the TX pipeline safely, and still transmit the
status completion. This is a feature requested by the NetFPGA team.
|
2015-07-15 17:27:17 -07:00 |
|