FPGA/riffa
1
0
Fork 0
mirror of https://github.com/KastnerRG/riffa.git synced 2025-01-30 23:02:54 +08:00
Code Issues Projects Releases Wiki Activity
88 Commits 4 Branches 0 Tags
Commit Graph

6 Commits

Author SHA1 Message Date
Dustin Richmond
17bdf731e6 Updating bitfiles for latest bug fix 2016-02-22 14:26:35 -08:00
Dustin Richmond
255fb848cb Another bit file update 2016-02-18 12:35:46 -08:00
Dustin Richmond
d27b265b90 Updating bitfiles with bugfixes from past commits 2016-02-04 14:58:36 -08:00
Dustin Richmond
ce83bdefe1 Adding updated bit files and project files 2016-01-27 10:39:17 -08:00
Dustin Richmond
c420b76c16 Finishing reset logic and testing/implementing across a wide swath of boards. 
Changes are mostly in the RX logic, where RST_IN was still used, though some new
logic (reset_extender) was added to riffa.v. Updated projects for: VC709, VC707,
ZC706 (partial), NetFPGA, ADM-7V3, ML605 (Still not working), AC701 (Untested)
and KC705 (Untested)
 2015-08-12 16:16:27 -07:00
Dustin Richmond
98b09aa12a Initial commit of RIFFA development repository (RIFFA 2.2) 2015-05-04 14:50:57 -07:00