


User Application


Channel Interface (RIFFA)




Data Abstraction / DMA Layer (RIFFA)



SG DMA Layer



Engine Layer



RX Engine

Tx Rate Limiter

RXR Engine


RXC Engine

TXR Formatter

TXR Formatting Pipeline

TXC Formatting Pipeline

Xilinx Ultrascale Core



Translation Layer

