FPGA/riffa
1
0
Fork 0
mirror of https://github.com/KastnerRG/riffa.git synced 2025-01-30 23:02:54 +08:00
Code Issues Projects Releases Wiki Activity
riffa/fpga/altera/de5/DE5QGen1x8If64/ip
History
Dustin Richmond ad496b4c94 Mega-commit (which I usually like to avoid, but this one didn't really come cleanly) 
The majority of this work can be summarized as: Makefiles have been added to
generate all of the boards, boards for each vendor, board, and projects for each
board.

To make things cleaner I renamed a few of the Xilinx projects, and may rename
the latera projects for consistency.

I removed the de5_qsys directory, and moved all projects into the de5 directory,
but those projects have a Q between DE5 and the PCIe specifications, ie
DE5QGen... (haven't updated the documentation)

Added c4dev board (untested)

Apologies to those of you who recently switched onto the DEVEL branch.
2016-01-20 17:46:39 -08:00
..
QSysDE5QGen1x8If64.qsys
Mega-commit (which I usually like to avoid, but this one didn't really come cleanly)
2016-01-20 17:46:39 -08:00
README.txt
Mega-commit (which I usually like to avoid, but this one didn't really come cleanly)
2016-01-20 17:46:39 -08:00

README.txt

The file is empty.