This website requires JavaScript.
Explore
Help
Sign In
FPGA
/
riffa
Watch
1
Star
0
Fork
0
You've already forked riffa
mirror of
https://github.com/KastnerRG/riffa.git
synced
2025-01-30 23:02:54 +08:00
Code
Issues
Projects
Releases
Wiki
Activity
riffa
/
fpga
/
altera
/
de5
/
DE5QGen2x8If128
History
Dustin Richmond
d27b265b90
Updating bitfiles with bugfixes from past commits
2016-02-04 14:58:36 -08:00
..
bit
Updating bitfiles with bugfixes from past commits
2016-02-04 14:58:36 -08:00
constr
Mega-commit (which I usually like to avoid, but this one didn't really come cleanly)
2016-01-20 17:46:39 -08:00
hdl
Correcting all C_NUM_CHNL parameters to 1 (for testing)
2016-01-25 16:51:19 -08:00
ip
Mega-commit (which I usually like to avoid, but this one didn't really come cleanly)
2016-01-20 17:46:39 -08:00
prj
updating project files, upgrading IP, and removing project errors
2016-01-26 11:30:02 -08:00
Makefile
Adding copyright statments
2016-01-20 18:13:06 -08:00