This repository has been archived on 2024-02-21. You can view files and clone it, but cannot push or open issues or pull requests.
2020-06-09 15:48:03 +08:00

7 lines
338 B
Plaintext

set tool_name "ModelSim-Altera (Verilog)"
set corner_file_list {
{{"Slow -8 1.2V 85 Model"} {hc595_8_1200mv_85c_slow.vo hc595_8_1200mv_85c_v_slow.sdo}}
{{"Slow -8 1.2V 0 Model"} {hc595_8_1200mv_0c_slow.vo hc595_8_1200mv_0c_v_slow.sdo}}
{{"Fast -M 1.2V 0 Model"} {hc595_min_1200mv_0c_fast.vo hc595_min_1200mv_0c_v_fast.sdo}}
}