29 lines
246 B
Coq
29 lines
246 B
Coq
module uart_tx_top(
|
|
|
|
clk,
|
|
rst_n,
|
|
tx
|
|
|
|
);
|
|
|
|
input clk;
|
|
input rst_n;
|
|
output tx;
|
|
wire tx_done;
|
|
|
|
|
|
uart_tx uart0 (
|
|
.baud_set(2'b00),
|
|
.clk(clk),
|
|
.data(data),
|
|
.en(1'b1),
|
|
.rst_n(rst_n),
|
|
.tx(tx),
|
|
.tx_done(tx_done)
|
|
);
|
|
|
|
|
|
|
|
endmodule
|
|
|