This repository has been archived on 2024-02-21. You can view files and clone it, but cannot push or open issues or pull requests.
study/other/adc_uart/output_files/adc_uart.fit.summary
2020-06-09 15:48:03 +08:00

17 lines
609 B
Plaintext

Fitter Status : Successful - Mon Oct 22 18:59:37 2018
Quartus Prime Version : 18.0.0 Build 614 04/24/2018 SJ Standard Edition
Revision Name : adc_uart
Top-level Entity Name : adc_uart_fsm_top
Family : Cyclone IV E
Device : EP4CE10F17C8
Timing Models : Final
Total logic elements : 221 / 10,320 ( 2 % )
Total combinational functions : 199 / 10,320 ( 2 % )
Dedicated logic registers : 163 / 10,320 ( 2 % )
Total registers : 163
Total pins : 8 / 180 ( 4 % )
Total virtual pins : 0
Total memory bits : 8,192 / 423,936 ( 2 % )
Embedded Multiplier 9-bit elements : 0 / 46 ( 0 % )
Total PLLs : 0 / 2 ( 0 % )