This repository has been archived on 2024-02-21. You can view files and clone it, but cannot push or open issues or pull requests.

sansi 7706b9a86c first commit

2020-06-09 15:48:03 +08:00

..

gate_work

first commit

2020-06-09 15:48:03 +08:00

rtl_work

first commit

2020-06-09 15:48:03 +08:00

adc_uart_8_1200mv_0c_slow.vo

first commit

2020-06-09 15:48:03 +08:00

adc_uart_8_1200mv_0c_v_slow.sdo

first commit

2020-06-09 15:48:03 +08:00

adc_uart_8_1200mv_85c_slow.vo

first commit

2020-06-09 15:48:03 +08:00

adc_uart_8_1200mv_85c_v_slow.sdo

first commit

2020-06-09 15:48:03 +08:00

adc_uart_8_1200mv_85c_v_slow.sdo_typ.csd

first commit

2020-06-09 15:48:03 +08:00

adc_uart_min_1200mv_0c_fast.vo

first commit

2020-06-09 15:48:03 +08:00

adc_uart_min_1200mv_0c_v_fast.sdo

first commit

2020-06-09 15:48:03 +08:00

adc_uart_modelsim.xrf

first commit

2020-06-09 15:48:03 +08:00

adc_uart_run_msim_gate_verilog.do

first commit

2020-06-09 15:48:03 +08:00

adc_uart_run_msim_rtl_verilog.do

first commit

2020-06-09 15:48:03 +08:00

adc_uart_run_msim_rtl_verilog.do.bak

first commit

2020-06-09 15:48:03 +08:00

adc_uart_run_msim_rtl_verilog.do.bak1

first commit

2020-06-09 15:48:03 +08:00

adc_uart_run_msim_rtl_verilog.do.bak2

first commit

2020-06-09 15:48:03 +08:00

adc_uart_run_msim_rtl_verilog.do.bak3

first commit

2020-06-09 15:48:03 +08:00

adc_uart_run_msim_rtl_verilog.do.bak4

first commit

2020-06-09 15:48:03 +08:00

adc_uart_run_msim_rtl_verilog.do.bak5

first commit

2020-06-09 15:48:03 +08:00

adc_uart_v.sdo

first commit

2020-06-09 15:48:03 +08:00

adc_uart.sft

first commit

2020-06-09 15:48:03 +08:00

adc_uart.vo

first commit

2020-06-09 15:48:03 +08:00

modelsim.ini

first commit

2020-06-09 15:48:03 +08:00

msim_transcript

first commit

2020-06-09 15:48:03 +08:00

sin_12bit.txt

first commit

2020-06-09 15:48:03 +08:00

vsim.wlf

first commit

2020-06-09 15:48:03 +08:00