This website requires JavaScript.
Explore
Help
Sign In
FPGA
/
study
Archived
Watch
1
Star
0
Fork
0
You've already forked study
Code
Issues
Pull Requests
Releases
Wiki
Activity
This repository has been archived on
2024-02-21
. You can view files and clone it, but cannot push or open issues or pull requests.
study
/
other
/
ip_nco
/
simulation
/
modelsim
History
sansi
7706b9a86c
first commit
2020-06-09 15:48:03 +08:00
..
nco_ip
first commit
2020-06-09 15:48:03 +08:00
rtl_work
first commit
2020-06-09 15:48:03 +08:00
ip_nco_run_msim_rtl_verilog.do
first commit
2020-06-09 15:48:03 +08:00
modelsim.ini
first commit
2020-06-09 15:48:03 +08:00
msim_transcript
first commit
2020-06-09 15:48:03 +08:00
nco_ip_nco_ii_0_cos_c.hex
first commit
2020-06-09 15:48:03 +08:00
nco_ip_nco_ii_0_cos_f.hex
first commit
2020-06-09 15:48:03 +08:00
nco_ip_nco_ii_0_sin_c.hex
first commit
2020-06-09 15:48:03 +08:00
nco_ip_nco_ii_0_sin_f.hex
first commit
2020-06-09 15:48:03 +08:00