FPGA/usb3_pipe
1
0
Fork 0
mirror of https://github.com/enjoy-digital/usb3_pipe.git synced 2025-01-04 10:18:41 +08:00
Code Issues Projects Releases Wiki Activity

serdes/ECP5USB3SerDes: connect rx_polarity

Browse Source
This commit is contained in:
Florent Kermarrec 2019-11-29 14:32:36 +01:00
parent 8cb9cfd6ee
commit 0081f1f9ca
1 changed files with 5 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

7
usb3_pipe/serdes.py
View File

@ -480,7 +480,7 @@ class ECP5USB3SerDes(Module):
self.tx_idle = Signal() # i
self.tx_pattern = Signal(20) # i
self.rx_polarity = Signal() # i # FIXME: not used for now
self.rx_polarity = Signal() # i
self.rx_idle = Signal() # o
self.rx_align = Signal() # i
@ -507,7 +507,10 @@ class ECP5USB3SerDes(Module):
self.submodules += serdes_pll
# Transceiver ------------------------------------------------------------------------------
serdes = SerDesECP5(serdes_pll, tx_pads, rx_pads, channel=channel, data_width=20)
serdes = SerDesECP5(serdes_pll, tx_pads, rx_pads,
channel = channel,
data_width = 20,
rx_polarity = self.rx_polarity)
serdes.add_stream_endpoints()
tx_datapath = SerdesTXDatapath("tx")
rx_substitution = RXSubstitution(serdes, "rx")