FPGA/usb3_pipe
1
0
Fork 0
mirror of https://github.com/enjoy-digital/usb3_pipe.git synced 2025-01-04 10:18:41 +08:00
Code Issues Projects Releases Wiki Activity

targets: copy usb3 .init files to build/gateware

Browse Source
This commit is contained in:
Florent Kermarrec 2019-12-09 10:25:54 +01:00
parent d5f7e97aad
commit 26b476567f
3 changed files with 3 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
kc705.py
View File

@ -192,6 +192,7 @@ def main():
if "load" in sys.argv[1:]:
load()
os.system("cd usb3_core/daisho && make && ./usb_descrip_gen")
os.system("cp usb3_core/daisho/usb3/*.init build/gateware/")
platform = kc705.Platform()
platform.add_extension(_usb3_io)
soc = USB3SoC(platform)

1
pcie_screamer.py
View File

@ -175,6 +175,7 @@ def main():
if "load" in sys.argv[1:]:
load()
os.system("cd usb3_core/daisho && make && ./usb_descrip_gen")
os.system("cp usb3_core/daisho/usb3/*.init build/gateware/")
platform = Platform()
soc = USB3SoC(platform)
builder = Builder(soc, output_dir="build", csr_csv="tools/csr.csv")

1
versa_ecp5.py
View File

@ -211,6 +211,7 @@ def main():
if "load" in sys.argv[1:]:
load()
os.system("cd usb3_core/daisho && make && ./usb_descrip_gen")
os.system("cp usb3_core/daisho/usb3/*.init build/gateware/")
platform = versa_ecp5.Platform(toolchain="trellis")
platform.add_extension(_usb3_io)
soc = USB3SoC(platform)