FPGA/usb3_pipe
1
0
Fork 0
mirror of https://github.com/enjoy-digital/usb3_pipe.git synced 2025-01-04 10:18:41 +08:00
Code Issues Projects Releases Wiki Activity

test/test_training: fix

Browse Source
This commit is contained in:
Florent Kermarrec 2019-10-09 19:18:35 +02:00
parent 104b62390d
commit 2b2f74c4dd
1 changed files with 4 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
test/test_training.py
View File

@ -81,9 +81,9 @@ class TestTraining(unittest.TestCase):
tseq_words = [int.from_bytes(TSEQ.to_bytes()[4*i:4*(i+1)], "little") for i in range(tseq_length)]
def generator(dut, n_loops):
for i in range(n_loops):
yield dut.send.eq(1)
yield dut.start.eq(1)
yield
yield dut.send.eq(0)
yield dut.start.eq(0)
yield
while not (yield dut.done):
yield
@ -115,12 +115,12 @@ class TestTraining(unittest.TestCase):
ts1_words = [int.from_bytes(TS1.to_bytes()[4*i:4*(i+1)], "little") for i in range(ts1_length)]
def generator(dut, n_loops):
for i in range(n_loops):
yield dut.send.eq(1)
yield dut.start.eq(1)
yield dut.reset.eq(0)
yield dut.loopback.eq(0)
yield dut.scrambling.eq(1)
yield
yield dut.send.eq(0)
yield dut.start.eq(0)
yield
while not (yield dut.done):
yield