FPGA/usb3_pipe
1
0
Fork 0
mirror of https://github.com/enjoy-digital/usb3_pipe.git synced 2025-01-04 10:18:41 +08:00
Code Issues Projects Releases Wiki Activity

usb3_core: simplify out_fifo.sink.valid

Browse Source
This commit is contained in:
Florent Kermarrec 2020-02-26 19:18:34 +01:00
parent dd9a33c0d7
commit 4d2e540290
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
usb3_core/core.py
View File

@ -115,12 +115,12 @@ class USB3Core(Module, AutoCSR):
out_stall = Signal()
out_active = Signal()
out_active_d = Signal()
self.comb += out_fifo.sink.valid.eq(out_active_d)
self.sync += [
out_fifo.sink.valid.eq(out_active),
out_fifo.sink.data.eq(out_data),
out_fifo.sink.ctrl.eq(out_datak),
out_active_d.eq(out_active),
out_fifo.sink.first.eq(out_active & ~ out_active_d),
out_fifo.sink.first.eq(out_active & ~out_active_d),
]
self.comb += out_fifo.sink.last.eq(~out_active & out_active_d)