FPGA/usb3_pipe
1
0
Fork 0
mirror of https://github.com/enjoy-digital/usb3_pipe.git synced 2025-01-04 10:18:41 +08:00
Code Issues Projects Releases Wiki Activity

sniffer: add visual K28.5 detection

Browse Source
This commit is contained in:
Florent Kermarrec 2019-09-17 12:31:23 +02:00
parent f04b1c29c8
commit 5353eea8da
1 changed files with 18 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

18
sniffer/sniffer.py
View File

@ -4,6 +4,7 @@
# PCIe Screamer with FT601 TX lanes duplicated to PCIe RX lanes for sniffing FT601 --> Host comm # PCIe Screamer with FT601 TX lanes duplicated to PCIe RX lanes for sniffing FT601 --> Host comm
from migen import * from migen import *
from migen.genlib.misc import WaitTimer
from litex.build.generic_platform import * from litex.build.generic_platform import *
from litex.build.xilinx import XilinxPlatform from litex.build.xilinx import XilinxPlatform
@ -143,6 +144,23 @@ class USB3Sniffer(SoCMini):
csr_csv="analyzer.csv") csr_csv="analyzer.csv")
self.add_csr("analyzer") self.add_csr("analyzer")
# Led (Set Led0 if continuous K28.5 are detected) ------------------------------------------
def K(x, y):
return (y << 5) | x
k28_5_timer = WaitTimer(int(250e6*1e-1))
k28_5_timer = ClockDomainsRenamer("rx")(k28_5_timer)
self.submodules += k28_5_timer
self.comb += [
k28_5_timer.wait.eq(1),
If(gtp.source.ctrl[0] & (gtp.source.data[:8] == K(28, 5)),
k28_5_timer.wait.eq(0)
),
If(gtp.source.ctrl[1] & (gtp.source.data[8:] == K(28, 5)),
k28_5_timer.wait.eq(0)
),
platform.request("user_led", 0).eq(~k28_5_timer.done)
]
# Build -------------------------------------------------------------------------------------------- # Build --------------------------------------------------------------------------------------------
def main(): def main():