FPGA/usb3_pipe
1
0
Fork 0
mirror of https://github.com/enjoy-digital/usb3_pipe.git synced 2025-01-04 10:18:41 +08:00
Code Issues Projects Releases Wiki Activity

usb3_core: make sure we generate the USB3 descriptors before the build or simulation

Browse Source
This commit is contained in:
Florent Kermarrec 2019-11-29 13:00:15 +01:00
parent 31dfa3983b
commit 56811680a2
4 changed files with 4 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
kc705.py
View File

@ -181,6 +181,7 @@ def load():
def main():
if "load" in sys.argv[1:]:
load()
os.system("cd usb3_core/daisho && make && ./usb_descrip_gen")
platform = kc705.Platform()
platform.add_extension(_usb3_io)
soc = USB3SoC(platform)

1
pcie_screamer.py
View File

@ -174,6 +174,7 @@ def load():
def main():
if "load" in sys.argv[1:]:
load()
os.system("cd usb3_core/daisho && make && ./usb_descrip_gen")
platform = Platform()
soc = USB3SoC(platform)
builder = Builder(soc, output_dir="build", csr_csv="tools/csr.csv")

1
sim.py
View File

@ -198,6 +198,7 @@ def main():
sim_config = SimConfig(default_clk="sys_clk")
os.system("cd usb3_core/daisho && make && ./usb_descrip_gen")
os.system("cp usb3_core/daisho/usb3/*.init build/gateware/")
soc = USB3PIPESim()

1
versa_ecp5.py
View File

@ -208,6 +208,7 @@ jtag newtap ecp5 tap -irlen 8 -expected-id 0x81112043
def main():
if "load" in sys.argv[1:]:
load()
os.system("cd usb3_core/daisho && make && ./usb_descrip_gen")
platform = versa_ecp5.Platform(toolchain="trellis")
platform.add_extension(_usb3_io)
soc = USB3SoC(platform)