FPGA/usb3_pipe
1
0
Fork 0
mirror of https://github.com/enjoy-digital/usb3_pipe.git synced 2025-01-04 10:18:41 +08:00
Code Issues Projects Releases Wiki Activity

training: be sure to only assert detected one cycle

Browse Source
This commit is contained in:
Florent Kermarrec 2019-10-08 12:21:06 +02:00
parent 68b726be80
commit 7bfd22de78
2 changed files with 8 additions and 5 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
test/test_training.py
View File

@ -14,13 +14,15 @@ class TestTraining(unittest.TestCase):
tseq_length = len(TSEQ.to_bytes())//4
tseq_words = [int.from_bytes(TSEQ.to_bytes()[4*i:4*(i+1)], "little") for i in range(tseq_length)]
def generator(dut, n_loops):
yield dut.sink.valid.eq(1)
for i in range(n_loops):
for j in range(tseq_length):
yield dut.sink.valid.eq(1)
yield dut.sink.ctrl.eq(j == 0)
yield dut.sink.data.eq(tseq_words[j])
yield
for i in range(128):
yield dut.sink.valid.eq(0)
yield
for i in range(1024):
yield
dut.run = False

7
usb3_pipe/training.py
View File

@ -80,10 +80,11 @@ class TSChecker(Module):
]
# Count ------------------------------------------------------------------------------------
count = Signal(max=mem_depth*n_ordered_sets)
count = Signal(max=mem_depth*n_ordered_sets)
count_done = (count == (mem_depth*n_ordered_sets - 1))
self.sync += [
If(self.sink.valid,
If(~error & ~self.detected,
If(~error & ~count_done,
count.eq(count + 1)
).Else(
count.eq(0)
@ -92,7 +93,7 @@ class TSChecker(Module):
]
# Result -----------------------------------------------------------------------------------
self.comb += self.detected.eq(count == (mem_depth*n_ordered_sets - 1))
self.comb += self.detected.eq(self.sink.valid & count_done)
# Training Sequence Generator ----------------------------------------------------------------------