FPGA/usb3_pipe
1
0
Fork 0
mirror of https://github.com/enjoy-digital/usb3_pipe.git synced 2025-01-04 10:18:41 +08:00
Code Issues Projects Releases Wiki Activity

serdes/SerdesRXSkipRemover: fix cases[0] for sr_data/sr_ctrl

Browse Source
This commit is contained in:
Florent Kermarrec 2019-11-07 16:34:34 +01:00
parent df49e39a66
commit 9700381b47
1 changed files with 7 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

10
usb3_pipe/serdes.py
View File

@ -141,10 +141,14 @@ class SerdesRXSkipRemover(Module):
sr_ctrl = Signal(8)
sr_bytes = Signal(4)
cases = {}
for i in range(5):
cases[0] = [
sr_data.eq(sr_data),
sr_ctrl.eq(sr_ctrl),
]
for i in range(1, 5):
cases[i] = [
sr_data.eq(Cat(frag_data[:8*i], sr_data)),
sr_ctrl.eq(Cat(frag_ctrl[:1*i], sr_ctrl)),
sr_data.eq(Cat(frag_data[0:8*i], sr_data)),
sr_ctrl.eq(Cat(frag_ctrl[0:1*i], sr_ctrl)),
]
self.comb += sink.ready.eq(sr_bytes <= 7)
self.sync += [