FPGA/usb3_pipe
1
0
Fork 0
mirror of https://github.com/enjoy-digital/usb3_pipe.git synced 2025-01-04 10:18:41 +08:00
Code Issues Projects Releases Wiki Activity

serdes/ECP5USB3SerDes: add channel parameter

Browse Source
This commit is contained in:
Florent Kermarrec 2019-10-18 14:47:55 +02:00
parent ed64134e2c
commit a5f94f1f0c
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
usb3_pipe/serdes.py
View File

@ -447,7 +447,7 @@ class A7USB3SerDes(Module):
# Lattice ECP5 USB3 Serializer/Deserializer --------------------------------------------------------
class ECP5USB3SerDes(Module):
def __init__(self, platform, sys_clk, sys_clk_freq, refclk_pads, refclk_freq, tx_pads, rx_pads):
def __init__(self, platform, sys_clk, sys_clk_freq, refclk_pads, refclk_freq, tx_pads, rx_pads, channel):
self.sink = stream.Endpoint([("data", 32), ("ctrl", 4)])
self.source = stream.Endpoint([("data", 32), ("ctrl", 4)])
@ -487,7 +487,7 @@ class ECP5USB3SerDes(Module):
self.submodules += serdes_pll
# Transceiver ------------------------------------------------------------------------------
serdes = SerDesECP5(serdes_pll, tx_pads, rx_pads, channel=1, data_width=20)
serdes = SerDesECP5(serdes_pll, tx_pads, rx_pads, channel=channel, data_width=20)
serdes.add_stream_endpoints()
tx_datapath = SerdesTXDatapath("tx")
rx_datapath = SerdesRXDatapath("rx")