FPGA/usb3_pipe
1
0
Fork 0
mirror of https://github.com/enjoy-digital/usb3_pipe.git synced 2025-01-04 10:18:41 +08:00
Code Issues Projects Releases Wiki Activity

serdes/Datapath: add phy_dw parameter

Browse Source
This commit is contained in:
Florent Kermarrec 2019-11-29 14:44:36 +01:00
parent 0081f1f9ca
commit ac4756e7a9
1 changed files with 6 additions and 6 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

12
usb3_pipe/serdes.py
View File

@ -214,9 +214,9 @@ class TXSkipInserter(Module):
# Datapath (Clock Domain Crossing & Converter) -----------------------------------------------------
class SerdesTXDatapath(Module):
def __init__(self, clock_domain="sys"):
def __init__(self, clock_domain="sys", phy_dw=16):
self.sink = stream.Endpoint([("data", 32), ("ctrl", 4)])
self.source = stream.Endpoint([("data", 16), ("ctrl", 2)])
self.source = stream.Endpoint([("data", phy_dw), ("ctrl", phy_dw//8)])
# # #
@ -227,7 +227,7 @@ class SerdesTXDatapath(Module):
self.submodules.cdc = cdc
converter = stream.StrideConverter(
[("data", 32), ("ctrl", 4)],
[("data", 16), ("ctrl", 2)],
[("data", phy_dw), ("ctrl", phy_dw//8)],
reverse=False)
converter = stream.BufferizeEndpoints({"source": stream.DIR_SOURCE})(converter)
converter = ClockDomainsRenamer(clock_domain)(converter)
@ -240,14 +240,14 @@ class SerdesTXDatapath(Module):
]
class SerdesRXDatapath(Module):
def __init__(self, clock_domain="sys"):
self.sink = stream.Endpoint([("data", 16), ("ctrl", 2)])
def __init__(self, clock_domain="sys", phy_dw=16):
self.sink = stream.Endpoint([("data", phy_dw), ("ctrl", phy_dw//8)])
self.source = stream.Endpoint([("data", 32), ("ctrl", 4)])
# # #
converter = stream.StrideConverter(
[("data", 16), ("ctrl", 2)],
[("data", phy_dw), ("ctrl", phy_dw//8)],
[("data", 32), ("ctrl", 4)],
reverse=False)
converter = stream.BufferizeEndpoints({"sink": stream.DIR_SINK})(converter)