FPGA/usb3_pipe
1
0
Fork 0
mirror of https://github.com/enjoy-digital/usb3_pipe.git synced 2025-01-04 10:18:41 +08:00
Code Issues Projects Releases Wiki Activity

common/EndiannessSwap: fix ctrl

Browse Source
This commit is contained in:
Florent Kermarrec 2019-12-04 08:39:55 +01:00
parent c0d6c815c7
commit b50e292978
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
usb3_pipe/common.py
View File

@ -83,6 +83,6 @@ class EndiannessSwap(Module):
assert len(sink.ctrl) == len(source.ctrl)
self.comb += sink.connect(source, omit={"data", "ctrl"})
n = len(sink.ctrl)
for i in range(len(sink.ctrl)):
for i in range(n):
self.comb += source.data[8*i:8*(i+1)].eq(sink.data[8*(n-1-i):8*(n-1-i+1)])
self.comb += source.ctrl[i].eq(sink.data[n-1-i])
self.comb += source.ctrl[i].eq(sink.ctrl[n-1-i])