FPGA/usb3_pipe
1
0
Fork 0
mirror of https://github.com/enjoy-digital/usb3_pipe.git synced 2025-01-04 10:18:41 +08:00
Code Issues Projects Releases Wiki Activity

kc705: Use full platform import.

Browse Source
This commit is contained in:
Florent Kermarrec 2022-05-02 13:37:43 +02:00
parent 9d9453b91d
commit c4d0f723a5
1 changed files with 4 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
kc705.py
View File

@ -10,7 +10,7 @@ import sys
from migen import *
from litex_boards.platforms import kc705
from litex_boards.platforms import xilinx_kc705
from litex.build.generic_platform import *
from litex.build.xilinx import VivadoProgrammer
@ -188,10 +188,10 @@ def main():
if not args.build and not args.load:
parser.print_help()
os.makedirs("build/kc705/gateware", exist_ok=True)
os.makedirs("build/xilinx_kc705/gateware", exist_ok=True)
os.system("cd usb3_core/daisho && make && ./usb_descrip_gen")
os.system("cp usb3_core/daisho/usb3/*.init build/kc705/gateware/")
platform = kc705.Platform()
os.system("cp usb3_core/daisho/usb3/*.init build/xilinx_kc705/gateware/")
platform = xilinx_kc705.Platform()
platform.add_extension(_usb3_io)
soc = USB3SoC(platform)
builder = Builder(soc, csr_csv="csr.csv")