FPGA/usb3_pipe
1
0
Fork 0
mirror of https://github.com/enjoy-digital/usb3_pipe.git synced 2025-01-04 10:18:41 +08:00
Code Issues Projects Releases Wiki Activity

core: use Descrambler, disable Scrambler/Descrambler until ready is set

Browse Source
This commit is contained in:
Florent Kermarrec 2019-10-10 17:16:13 +02:00
parent 7fd9120181
commit d1f3a347df
1 changed files with 4 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
usb3_pipe/core.py
View File

@ -8,7 +8,7 @@ from litex.soc.interconnect import stream
from usb3_pipe.lfps import LFPSUnit
from usb3_pipe.training import TSUnit
from usb3_pipe.ltssm import LTSSM
from usb3_pipe.scrambling import Scrambler
from usb3_pipe.scrambling import Scrambler, Descrambler
# USB3 PIPE ----------------------------------------------------------------------------------------
@ -45,16 +45,16 @@ class USB3PIPE(Module):
# Scrambling -------------------------------------------------------------------------------
scrambler = Scrambler()
scrambler = ResetInserter()(scrambler)
self.comb += scrambler.reset.eq(~self.enable)
self.comb += scrambler.reset.eq(~self.ready)
self.submodules.scrambler = scrambler
self.comb += [
self.sink.connect(scrambler.sink),
If(self.ready, scrambler.source.connect(serdes.sink))
]
descrambler = Scrambler()
descrambler = Descrambler()
descrambler = ResetInserter()(descrambler)
self.comb += descrambler.reset.eq(~self.enable)
self.comb += descrambler.reset.eq(~self.ready)
self.submodules.descrambler = descrambler
self.comb += [
If(self.ready, serdes.source.connect(descrambler.sink)),