FPGA/usb3_pipe
1
0
Fork 0
mirror of https://github.com/enjoy-digital/usb3_pipe.git synced 2025-01-04 10:18:41 +08:00
Code Issues Projects Releases Wiki Activity

serdes/TXSkipInserter: 88*2 = 176...

Browse Source
This commit is contained in:
Florent Kermarrec 2019-12-04 16:59:14 +01:00
parent cc1bb1d0ae
commit d735f692f9
2 changed files with 3 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
test/test_serdes.py
View File

@ -157,7 +157,7 @@ class TestSerDes(unittest.TestCase):
while not (yield dut.source.valid):
yield
while True:
for i in range(167):
for i in range(177):
yield
if (yield dut.source.ctrl) != 0b1111:
dut.ctrl_errors += 1

4
usb3_pipe/serdes.py
View File

@ -166,12 +166,12 @@ class TXSkipInserter(Module):
skip_dequeue = Signal()
skip_count = Signal(16)
# Queue one 2 SKP Ordered Set every 166 Data/Ctrl words (FIXME: should be 1 SKP every 88 words)
# Queue one 2 SKP Ordered Set every 176 Data/Ctrl words (FIXME: should be 1 SKP every 88 words)
self.sync += [
skip_queue.eq(0),
If(sink.valid & sink.ready,
data_count.eq(data_count + 1),
If(data_count == 165,
If(data_count == 175,
data_count.eq(0),
skip_queue.eq(1)
)